# 

#### SILICON SCALING BY EXPLOITING THE 3<sup>RD</sup> DIMENSION JULIEN RYCKAERT

CONFIDENTIAL

#### TECHNOLOGY TRENDS LOGIC SCALING PARADIGM UNDER PRESSURE



#### DIMENSIONAL SCALING LOOSES STEAM NEED TO FIND OTHER MEANS FOR SCALING



#### SCALING BOOSTERS TO ENABLE FURTHER SCALING DIFFERENT GENERATIONS



#### TECHNOLOGY TRENDS LOGIC SCALING PARADIGM UNDER PRESSURE



#### NEW DEVICE ARCHITECTURES MAINTAIN SRAM SCALING





ເງຍ

#### VERTICAL INTEGRATION INCREASES SRAM DENSITY



#### VERTICAL GAA NW TRANSISTORS DIMENSIONS



Need to control the alignement of the gate and the S/D junctions



#### SRAM CAN BECOME COMPETITIVE TO DRAM IN SIZE THANKS TO VERTICAL INTEGRATION



#### THE CMOSTECHNOLOGY ANTAGONISM LOGIC AND MEMORY NEED TO SCALE TOGETHER

## Core Core Core Standard cells Moore's Law Scaling requires both to scale



MEMORY (on-chip) → SRAM

LOGIC

#### VERTICAL LOGIC... REALLY? POTENTIAL GAINS IN LOGIC ARE NOT EVIDENT...

Monolithic 3D

Core Core Core

#### **Vertical Device**



Requires heavy interconnect  $\rightarrow 2x$ \$

Bottom electrode "hidden" → Standard cell won't scale

ເງຍອ

#### COMPLEMENTARY FET SCALING THE FIRST STEP TOWARDS FUNCTIONAL SCALING



#### COMPARISON WITH CONVENTIONAL 6T CELL CFET ENABLES REDUCTION TO 4T CELLS



#### $\rightarrow$ 33% area reduction from 6T $\rightarrow$ Less MI usage in the cell

#### KEY STEPS IN THE CFET FLOW INNER SPACER AND S/D MOL STACK AS KEY CHALLENGES



Inner spacer between largely spaced NWs

Dielectric growth between 2 metal electrodes

#### ເງຍ

#### MOORE'S LAW ON THE VERGE OF MORPHING



#### NEW 3D LOGIC PARADIGM FOR FUNCTIONAL SCALING NANOFABRIC BASED LOGIC

ເກາຍc



Concept builds on the FPGA as a tile of functional primitives Key is creating highest expressivity in a small area but no need for interconnect reconfigurability!

#### LUT BASED CLB AS THE MOST COMPLETE SOLUTION ALLOWS EXPLORING THE REQUIRED FUNCTIONAL GRANULARITY



- Expressivity driven by input/output characteristic of the primitive
  - LUT can emulate all possible logic truth tables

### LUT based Synthesis with standard BEOL PnR



#### ເງຍອ

#### FUNCTIONAL SCALING AS A SCALING VECTOR PARTITION INTO LARGER PRIMITIVES

**Comparison of LUT to standard cell implementation** 



Standard cell implementation

Explore functional scaling as a potential universal scaling vector for logic

Develop new optimization for synthesis (collaboration with EPFL and Univ Utah)



#### ເງຍອ

#### **OTHE CLB IMPLEMENTATIONS** GATE ARRAYS (PLA) CAN EMULATE A LOGIC FUNCTION



Only sum of products can be emulated  $\rightarrow$  High entropy (NAND/NOR)

- $\rightarrow$  Lots of "waste" in the physical implementation
  - $\rightarrow$  Mask-programmed (requires seq process)

#### RESTRICTION ON THE OUTPUT SIZE DIFFERENT IMPLEMENTATIONS LEAD TO DIFFERENT I/O CONFIG

LUT approach



Multiple functions are created from the same inputs by duplicating the LUT structures with different truth tables

#### **PLA** approach



The PLA offers by construction multiple output SoP (O[j]) **BBD Matrices** 



Network of LUTs can implement multiple O[j] even in a fixed network

#### ... Others?

#### ເກາຍດ

#### **3D IMPLEMENTATION OF A FABRIC** ORIENTATION OF THE CHANNEL IMPACTS PRIMITIVE



NOR has a preference for Lateral channels and are most likely more efficient

#### ເງຍອ

#### FIRST ATTEMPTS TO EXPLORE MANUFACTURABILITY BUILD ON WHAT WE CAN DO TODAY





Build an array of FETs with "classical" process steps

...but interestingly we can deviate from typical standard cell layout paradigms and foresee relaxation of some dimensions to best exploit the 3D

#### NANOFABRIC ARCHITECTURE TOP-DOWN AND BOTTOM-UP APPROACH



#### ເງຍ



Besides the many colleagues at imec...

- Pierre-Emmanuel Gaillardon
- Mathias Soeken
- Eleonora Testa
- Edouard Giacomin
- Giovanni De Micheli